Tiny Intel EMIB Helps Chips ‘Talk’ with Each Other
November 27, 2019 | IntelEstimated reading time: 1 minute
Most chips in today’s smartphones, computers and servers are comprised of multiple smaller chips invisibly sealed inside one rectangular package.
How do these multiple chips — often including CPU, graphics, memory, IO and more — communicate? An Intel innovation called EMIB (embedded multi-die interconnect bridge) is a complex multi-layered sliver of silicon no bigger than a grain of rice. It lets chips fling enormous quantities of data back and forth among adjoining chips at blinding speeds: several gigabytes per second.
Today, Intel EMIBs speed the flow of data inside nearly 1 million laptops and field programmable gate array devices worldwide. That number will soon soar and include more products as EMIB technology enters the mainstream. For example, Intel’s Ponte Vecchio processor, a general-purpose GPU the company unveiled Nov. 17, contains EMIB silicon.
To meet customers’ unique needs, this innovative technology allows chip architects to cobble together specialized chips faster than ever. And compared with an older, competing design called an interposer — in which chips inside a package sit atop what is essentially a single electronic baseboard, with each chip plugged into it — tiny, flexible, cost-effective EMIB silicon offers an 85% increase in bandwidth. That can make your tech — laptop, server, 5G processor, graphics card— run dramatically faster. And next-generation EMIB could double or even triple that bandwidth.
Intel’s embedded multi-die interconnect bridge (EMIB) technology helps multiple chips – CPU, graphics, memory, IO and more — communicate. EMIB is a complex multi-layered sliver of silicon no bigger than a grain of Basmati rice that moves large quantities of data among adjoining chips.
Suggested Items
IDTechEx Explores the Role of 3D Cu-Cu Hybrid Bonding in Powering Future HPC and AI Products
04/18/2024 | PRNewswireSemiconductor packaging has evolved from traditional 1D PCB levels to cutting-edge 3D hybrid bonding at the wafer level, achieving interconnecting pitches as small as single micrometers and over 1000 GB/s bandwidth. Key parameters, including Power, Performance, Area, and Cost, are crucial considerations
Intel Brings AI-Platform Innovation to Life at the Olympic Games
04/18/2024 | BUSINESS WIREIntel announced its plans for the Olympic and Paralympic Games Paris 2024. Bringing AI Everywhere, Intel will implement artificial intelligence technology powered by Intel processors on the world’s biggest stage.
Adura Solutions Exhibits at Del Mar 2024
04/18/2024 | Adura SolutionsSumit Tomar, CEO of Adura Solutions, has announced that his company will be exhibiting at this year's Del Mar Electronics and Manufacturing Show to be held at the Del Mar Fairgrounds, San Diego, California, April 24-25.
Australian Flow Batteries and The SCHMID Group Announce Groundbreaking Memorandum of Understanding
04/17/2024 | SCHMID GroupAustralian Flow Batteries Pty Ltd (AFB), a leader in innovative energy solutions and economical, safe, and reliable power storage, and SCHMID Energy Systems GmbH a company of the German SCHMID Group, a global technology leader with a rich history in delivering innovative solutions across multiple industries including Electronics, Renewables, and Energy Storage sectors, are thrilled to announce the signing of a Memorandum of Understanding (MoU)
Ansys Joins BAE Systems’ Mission Advantage Program to Advance Digital Engineering Across US Department of Defense
04/16/2024 | ANSYSAnsys announced it is working with BAE Systems, Inc., to accelerate the adoption of digital engineering and MBSE across the Department of Defense (DoD).