Cadence and UMC Certify mmWave Reference Flow on 28HPC+ Process for Advanced RF Designs
July 27, 2020 | Business WireEstimated reading time: 2 minutes
Cadence Design Systems, Inc. and United Microelectronics Corporation, a global semiconductor foundry, announce that the Cadence® millimeter wave (mmWave) reference flow has achieved certification for UMC’s 28HPC+ process technology.
With this certification, mutual Cadence and UMC customers have access to an integrated RF design flow that accelerates time to market. The complete mmWave reference flow, based on UMC’s Foundry Design Kit (FDK), includes an actual demonstration circuit with a highly automated circuit design, layout, signoff and verification flow that provides more seamless design in 28HPC+.
The certified mmWave reference flow supports the Cadence Intelligent System Design™ strategy, which enables customers to achieve SoC design excellence.
High-frequency mmWave RF designs require accurate electromagnetic (EM) extraction and simulation analysis in addition to analog and mixed-signal capabilities. The mmWave reference flow, based on the Cadence Virtuoso® RF solution, brings together the industry-leading schematic capture, layout implementation, parasitic extraction, EM analysis and RF circuit simulation, along with integrated layout versus schematic (LVS) and design rule checking (DRC) in a single flow. This flow also incorporates EM analysis using the Cadence EMX® Planar 3D Simulator and Cadence AWR® AXIEM® 3D Planar EM Analysis into the trusted Virtuoso and Spectre® platforms, providing a high level of automation and the ability to analyze performance of RF circuits pre- and post-silicon.
The certified mmWave reference flow includes:
- Design capture and simulation via the Virtuoso Schematic Editor, Virtuoso ADE Explorer and Assembler, Spectre X Simulator, Spectre AMS Designer and the Spectre RF Option
- Layout implementation via the Virtuoso Layout Suite and Physical Verification System (PVS)
- Parasitic extraction of transistor-level interconnects via the Quantus™ Extraction Solution
- Electromagnetic analysis of interconnects across transistors including passive RF structures via the EMX or AWR AXIEM 3D Planar simulators
“Through our collaboration with UMC, our mutual customers can now take advantage of the most advanced features within the industry-leading Virtuoso and Spectre platforms while leveraging our EMX and AWR AXIEM integrated EM solvers for designing 5G, IoT and automotive applications,” said KT Moore, vice president, product management in the Custom IC & PCB Group at Cadence. “This flow allows engineers using the UMC 28HPC+ process technology to more accurately predict circuit performance in silicon, which is critical for meeting productivity and time-to-market goals.”
With its AEC Q100 automotive grade-1 platform solution, UMC's production-proven 28HPC+ solution is able to serve a complete range of applications, from digital to mmWave. 28HPC+ utilizes a high-performance High-k/Metal Gate stack, and UMC further extends its SPICE model coverage to 110GHz for mmWave in order to serve mobile phone, automotive/industrial radar and 5G FWA/CPE applications. Customers can leverage UMC's mmWave FDK to design a transceiver IC, or integrate the foundry’s well-established digital and analog IP to accelerate their mmWave SoC design.
“We’ve developed a comprehensive mmWave reference flow with Cadence that utilizes their comprehensive RF design flow in conjunction with a UMC foundry kit so engineers can create accurate, innovative designs using our 28HPC+ process technology,” said T.H. Lin, director of IP Development and Design Support at UMC. “Leveraging the flow capabilities and the familiar Virtuoso design environment, customers can minimize iterations and deliver designs based on our 28nm technology much more efficiently.”
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.